

CURRICULUMVITAE

SANGEETH KUMAR BADUGU

S/o Late Nagabhushanam, D.No:12-114/1 Krupa Nilayam, Sabbavaram, Visakhapatnam-531 035.

PRESENT ADDRESS:

D.No: 14-81, MIG-476, Sita Rama Nilayam, Madhu Dreams, R.H. Colony, P.M.Palem, Madhurawada, Visakhapatnam-41

Phone: +918913509109, Cell: +91 9160734644, +91 7013178454

Email: prajwalsangeeth@gmail.com, JNTU Faculty No: 03060414

CAREER OBJECTIVE

To work in a responsible position of highly competitive professional work culture to enrich my skills and to explore my knowledge. Applying my gained theoretical and practical knowledge, my skills and talent in my work with passion and contribute to the success and growth of the organization which I work for. I am looking for a suitable position in a reputed organization where I can use my knowledge and potential for the growth of my career as well as development of an organization.

EDUCATION & CREDENTIALS (ACADAMICS)				
1	School of Secondary Certificate	AP Residential School, Narsipatnam,	1989	75%
1	(SSC) education	Visakhapatnam	1707	7370
2	Board of Intermediate Education	Govt. Junior College, Sabbavaram,	1990-93	62%
	Board of Intermediate Education	Visakhapatnam - 531 035	1990-93 02%	
	Bachelor of Technology B.Tech	RVR & JC College of Engineering,		
3	(Electronics and Communication	Chowdavaram, Guntur–512 519	1994-1998	62.9%
	Engineering -ECE)	Affiliated to ANU, Guntur – 522 510		
1	Master of Technology – M.Tech	Gokul Institute of Technology and Science,	2007 2010	700/
4	(VLSI & ES)	Bobbili, VZM- Affiliated to JNTUK	2007-2010	70%

	SOFTWARE SKILL-SET				
1	PGDCA Post Graduate Diploma	BDPS Limited, VSP	1999	74%	
2	Complete JAVA	JavaPro, VSP	2000	70%	
3	Operating systems : Windows '98 to 2000 / XP,	Office Tools : Domestic Software Microsoft Office Tool Set	Engineering Software's- KEIL,COO-COX,		
3	Windows-7, Windows-8, Linux-Ubuntu	Programming Languages-C, C++, Embedded-C,VHDL, Verilog HDL		B, XILINX, CE, Prtos	

	PROFESIONAL & WORK EXPERIENCE				
TEA	CHING EXPERIENCE	Total: 17Yrs-2N	1-25Days		
1	S.V.College of Engineering & Technology,	From 25th, July'2005 to	(1Yr-10M-26Days)		
1	Moinabad, Rangareddy-Dt, Hyderabad - 501 504	June'2007	Assistant Professor		
2	Pydah College of Engineering & Technology,	From 6th May' 2008 to	(3Yrs-2M-26Days)		
	Gambheeram, Visakhapatnam - 531 163	1 st , June'2011	Assistant Professor		
3	Sanketika Institute of Technology & Management	Since 2nd, June' 2011	(12Yrs-1M-25Days)		
3	(SITAM), PMPalem, Madhurawada, VSP - 530 041	To 23 rd , July'2023	Assistant Professor		
1	Dr. Lankapalli Bullayya College of Engineering,	Since 24 th , June'2023	Assistant Professor		
4	Visakhapatnam-003	Since 24, June 2023	Assistant 1 10105501		
IND	USTRIAL EXPERIENCE	Total: 7Yrs-11M-6Days			
1	Ushodaya Enterprises Limited, E-TV Network,	From 18th, July'2000 to	(05Yrs-4M-03Days)		
1	Ramoji Film City, Hyderabad – 501 512	21st, November'2005	Jr.Engineer (Tech)		
2	Sri Visakha Engineering's this is related to	From March'1998 to	(02Yrs-7M-03Days)		
	EPABX Systems, Visakhapatnam	October'2000	Application Engineer		

USING INTERNET OF THINGS AND RASPBERRY PI FOR SMART AGRICULTURE PARCHAVENDRA' B.SANGEETH KUMAR' R.SHARON PRAGRANCE' International Journal of Research (JJR), Volume: 05, Issue No: 16, June 2018, p-ISSN: 2348-795X, e-ISSN: 2348-6848; http://ijarcset.co.in/published/a4.pdf DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FEEDBACK CONTROL C R K GAVATRI', B.SANGEETH KUMAR' 12 12 13 13 14 15 15 15 15 15 15 15 15 15 15 15 15 15	USING INTERNET OF THINGS AND RASPEERRY PI FOR SMART AGRICULTURE PARGHAVENDRA' B.SANGEETH KUMAR' R.SHARON RAGRANCE' International Journal of Research (JIR), Volume: 05, Issue No: 16, June 2018, p-ISSN: 2348-795X, e-ISSN: 2348-6848; http://ijarcset.co.in/published/a4.pdf DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FEEDBACK CONTROL C R K GAYATRI', B.SANGEETH KUMAR' INSENIORI (INSENIORI OF INSENIORI OF SEAM CELL FOR FEEDBACK CONTROL C R K GAYATRI', B.SANGEETH KUMAR' INSENIORI (INSENIORI OF INSENIORI			PAPER PUBLICATIONS AND JOURNALS
International Journal of Research (JJR), Volume: 05, ISSUE No: 16, June 2018, p-ISSN: 2348-795X, e-ISSN: 2348-6848: http://ijjarcset.co.in/published/a4.pdf	International Journal of Research (JIR), Volume: 05, Issue No: 16, June 2018, p-ISSN: 2348-8458, http://jipracetc.on/published/a4.pdf			
International Journal of Research (IJK, Volumie: 0), ISSUE NO: 16, Julie 2018, p-ISSN: 2348-6848, http://ijjarcset.co.im/published/a4.pdf	International Journal of Nesearch (JJK), Volume: 05, Jasue No. 16, June 2018, p-ISSN: 2348-6848; http://junexec.on/published/a4-pdf		1	P.RAGHAVENDRA ¹ , B.SANGEETH KUMAR ² , R.SHARON FRAGRANCE ³
DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FEEDBACK CONTROL C R K GAYATRI ¹ , B.SANGEETH KUMAR ² LISDR 193710 International Journal of Scientific Development and Research (IJSDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR 193710 www.ijsdr.org DESIGN OF HIGH SPEED COMPARATOR USING QCA V.RAVI KUMAR ¹ , B.SANGEETH KUMAR ² LIRAR 21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.IISHHT ¹ , SANGEETH KUMARB ² , ASATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR 191-1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI ¹ , SANGEETH KUMARB ² SEIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO ¹ , B.SANGEETH KUMAR ² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 PUBLISHED AND AND ADBADASARI ² , SANGEETH KUMAR ³ International Journal of VI.SI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 010-05, http://www.ijvdcs.org 8 PATHI MANASA ¹ , A.J.FRASAD ABBADASARI ² , SANGEETH KUMARB ³ The International Journal of VI.SI System Design and Communication Systems, in the organizing (IDVDCS) at Hyderabad during Jan-Dec 201	DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FFEIDBACK CONTROL. CAR GAYATRI, B.SANGEETH KUMAR ² IJSDR193710 International Journal of Scientific Development and Research (IJSDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR193710 www.ijsdr.org DESIGN OF HIGH SPFEID COMPARATOR USING QCA V.RAVI KUMAR ¹ , B.SANGEETH KUMAR ² JRAR21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 24 IJRD EECODER USING GDI TECHNIQUE VILHRIT', SANGEETH KUMARB ² , A.SATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.jirar.org, Volume: 07, Issue No: 03, July 2020. E-ISSN 2348-1269, P- ISSN 2349-5138, IJRAR]19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMARB ³ , A.SATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.jirar.org, Volume 5, Issue 3www.jirar.com/volisiste08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DUCKA NAGESWAR RAO ³ B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.jirar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR N. MIKHILA PRIVANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; swww.jirar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR S. SHARMILA ³ , KNR RAJESH ³ , B.SANGEETH KUMAR ³ International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MIST BASED ON MASK PATTREN GENERATION USING LP		I	International Journal of Research (IJR), Volume: 05, Issue No: 16, June 2018, p-ISSN: 2348-795X,
DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FEEDBACK CONTROL C R K GAYATRI ¹ , B.SANGEETH KUMAR ² LISDR 193710 International Journal of Scientific Development and Research (IJSDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR 193710 www.ijsdr.org DESIGN OF HIGH SPEED COMPARATOR USING QCA V.RAVI KUMAR ¹ , B.SANGEETH KUMAR ² LIRAR 21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.IISHHT ¹ , SANGEETH KUMARB ² , ASATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR 191-1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI ¹ , SANGEETH KUMARB ² SEIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO ¹ , B.SANGEETH KUMAR ² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 PUBLISHED AND AND ADBADASARI ² , SANGEETH KUMAR ³ International Journal of VI.SI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 010-05, http://www.ijvdcs.org 8 PATHI MANASA ¹ , A.J.FRASAD ABBADASARI ² , SANGEETH KUMARB ³ The International Journal of VI.SI System Design and Communication Systems, in the organizing (IDVDCS) at Hyderabad during Jan-Dec 201	DESIGN AND ANALYSIS OF 10T SRAM CELL FOR FFEIDBACK CONTROL. CAR GAYATRI, B.SANGEETH KUMAR ² IJSDR193710 International Journal of Scientific Development and Research (IJSDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR193710 www.ijsdr.org DESIGN OF HIGH SPFEID COMPARATOR USING QCA V.RAVI KUMAR ¹ , B.SANGEETH KUMAR ² JRAR21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 24 IJRD EECODER USING GDI TECHNIQUE VILHRIT', SANGEETH KUMARB ² , A.SATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.jirar.org, Volume: 07, Issue No: 03, July 2020. E-ISSN 2348-1269, P- ISSN 2349-5138, IJRAR]19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMARB ³ , A.SATYANARAYANA ³ International Journal of Research and Analytical Reviews (IJRAR) www.jirar.org, Volume 5, Issue 3www.jirar.com/volisiste08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DUCKA NAGESWAR RAO ³ B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.jirar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR N. MIKHILA PRIVANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; swww.jirar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR S. SHARMILA ³ , KNR RAJESH ³ , B.SANGEETH KUMAR ³ International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MIST BASED ON MASK PATTREN GENERATION USING LP			, ,, , , , , , , , , , , , , , , , , ,
2 CR KGAYAIR; B.SANGEETH KUMAR: 263 © November 2021 USDR, Volume 4, Issue 11; USDR193710 www.ijsdr.org DESIGN OF HIGH SPEED COMPARATOR USING QCA 3 VRAVI KUMAR!, B.SANGEETH KUMAR? JURAR2IA1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 URAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF HIGH SPEED COMPARATOR USING QCA VLIKHIT', SANGEETH KUMARB, A.SATYANARAYANA International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR191.759 DESIGN OF LOW POWER & RAFEA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEPP!, SANGEETH KUMARB² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO'. B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR MNIKHILA PRIYANCA', S.S.KIRAN', B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.jirar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 6 SHARMILA', KVR RAJESH', B SANGEETH KUMAR³ Published in International Journal of VISI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dee 2018, Volume: 06, ISSN: 2322-0929, Pages: 10-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND', K.GURUCHARAN', SANGEETH KUMAR.B³ The International Journal of VISI System Design and Communication Sys	2 CR R GAYATR', B.SANGEETH KUMAR' 2 ISDR193710 International Journal of Scientific Development and Research (USDR), ISSN: 2455-2631 © November 2021 ISDR, Volume 4, Issue 11; ISDR193710 international Journal of Research and Analytical Reviews (URAR) www.ijsdr.org 766, © 2021 IBRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF HOR PSEED COMPARATOR USING QCA YRAVI KUMAR', B.SANGEETH KUMAR' URAR21A1083 International Journal of Research and Analytical Reviews (URAR) www.ijrar.org 766, © 2021 IBRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE YILHHIT', SANGEETH KUMAR'B', ASAYTANARAYANA' International Journal of Research and Analytical Reviews (IRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IBRAR19L1759 DESIGN OF HOR POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMAR'B' International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HOR SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO', BSANGEETH KUMAR' International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR MNIKHILA PRIVANCA', S.S.KIRAN', B.SANGEETH KUMAR' International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR July2018, Volume: 06, ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR MINHILLA PRIVANCA', S.S.KIRAN', B.SANGEETH KUMAR' International Journal of VLSI System Design and Communication Systems, in the organizing of Committee (UVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-	03)		
SIDR193710 International Journal of Scientific Development and Research (IJSDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR193710 www.ijsdr.org	USDR193710 International Journal of Scientific Development and Research (USDR), ISSN: 2455-2631 © November 2021 IJSDR, Volume 4, Issue 11; IJSDR193710 www.ijsdr.org	2 (
DESIGN OF HIGH SPELED COMPARATOR USING QCA XAVI KUMAR; B.SANGEETH KUMAR ² 1RAR21A1083 International Journal of Research and Analytical Reviews (JIRAR) www.ijrar.org 766, © 2021 JIRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.LIKHIT', SANGEETH KUMARB ² , A.SATYANARYANA ³ International Journal of Research and Analytical Reviews (JIRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. JJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMARB ² International Journal for Modern Trends in Science and Technology (JJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/JJMTST060812: http://www.ijirst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWAR RAO', B.SANGEETH KUMAR ² International Journal of Research and Analytical Reviews (JJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA', S.S.KIRAN', B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (JJRAR): © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR 6 GIARMILA', KVR RAJESI', B SANGEETH KUMAR ³ Published in International Journal for Modern Trends in Science and Technology (JJMTST); ISSN: 2455-3778; Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/volissue05.htm The International Journal of VUSI System Design and Communication Systems, in the organizing (JJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 10-115. AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA', SANGEETH	DESIGN OF HIGH SPEED COMPARATOR USING QCA VRAVI KUMAR* B.SANGEETH KUMAR* IRAR21A1083 International Journal of Research and Analytical Reviews (IIRAR) www.ijrar.org 766. © 2021 IJRAR January 2021. Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE VLIKHIT', SANGEETH KUMARB*, A.SATYANARAYANA* International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020. E-ISSN 2348-1269, P- ISSN 2349-5138, IJRAR19L1759 DESIGN OF LOW POWER & ARBA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI*, SANGEETH KUMARB* International Journal of Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO*, B.SANGEETH KUMAR* International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 MINKHILLA PRIYANCA¹, S.S.KIRAN*, B.SANGEETH KUMAR* International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH*, B SANGEETH KUMAR* Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778; "Volume: 05, Issue No: 05, May 2019; http://www.ijmrst.com/vol5issue05.htm IMPLEMENTATION LOW POWER MID HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-1 CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderab	1-2	2	
DESIGN OF HIGH SPELED COMPARATOR USING QUA XAVI KUMAR! B.SANGEETH KUMAR ² 1RAR21A1083 International Journal of Research and Analytical Reviews (JIRAR) www.ijrar.org 766, © 2021 JIRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.LIKHIT', SANGEETH KUMAR.B ² , A.SATYANARAYANA ³ International Journal of Research and Analytical Reviews (JIRAR) www.iirar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. JJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPT', SANGEETH KUMAR.B ² International Journal for Modern Trends in Science and Technology (JJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/JJMTST060812: http://www.ijirst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWAR RAO'. B.SANGEETH KUMAR ² International Journal of Research and Analytical Reviews (JJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA', S.S.KIRAN', B.SANGEETH KUMAR ³ Published in International Journal for Modern Trends in Science and Technology (JJMTST); ISSN: 2455-3778; Volume: 05, Issue Po: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA', A.J.PRASAD ABBADASARI', SANGEETH KUMAR.B ³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (JJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 10-115. AN OPTIMIZED POWER BEST BASED ON MASK PATTERN GENERATION USING LP-LSSR AVANTHI MALLA', SANGEETH KUMAR.B ³ 11 International Journal of VLSI System Design and Communication Systems, in the organizing commi	DESIGN OF HIGH SPEED COMPARATOR USING QCA VRAVI KUMAR* B.SANGEETH KUMAR* IRAR21A1083 International Journal of Research and Analytical Reviews (IIRAR) www.ijrar.org 766. © 2021 IJRAR January 2021. Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE VLIKHIT', SANGEETH KUMARB*, A.SATYANARAYANA* International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020. E-ISSN 2348-1269, P- ISSN 2349-5138, IJRAR19L1759 DESIGN OF LOW POWER & ARBA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI*, SANGEETH KUMARB* International Journal of Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO*, B.SANGEETH KUMAR* International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 MINKHILLA PRIYANCA¹, S.S.KIRAN*, B.SANGEETH KUMAR* International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH*, B SANGEETH KUMAR* Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778; "Volume: 05, Issue No: 05, May 2019; http://www.ijmrst.com/vol5issue05.htm IMPLEMENTATION LOW POWER MID HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-1 CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderab	021		
Y.RAYI KUMAR¹, B.SANGEETH KUMAR² IJRAR21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.LIKHIT¹, SANGEETH KUMARB², A.SATYANARAYANA³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR191.1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEP1¹, SANGEETH KUMARB² International Journal of Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 MINKHILA PRIYANCA¹, S.S.KIRAN³, B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR S GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijnsts.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN	VRAVI KUMAR¹, B.SANGEETH KUMAR² IJRAR21A1083 International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org 766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138) DESIGN OF LOW POWER AND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.I.IKHIT¹, SANGEETH KUMARB², A.SATYANARAYANA³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138, IJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEP¹, SANGEETH KUMARB² International Journal of Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF Holf SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KYR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778; Volume: 05, Issue No: 05, May 2019; http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS 1 CONVERTER) PATHI MANASA¹, A.JPRASAD ABBADASAR¹; SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322	7		
Signa Sig	IRAR21A1083 International Journal of Research and Analytical Reviews (JIRAR) www.ijrar.org 766. © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138)			
Total Comparison Total Comp	766, © 2021 IJRAR January 2021, Volume 8, Issue 1 (E-ISSN 2348-1269, P- ISSN 2349-5138)		3	
DESIGN OF LOW POWER ÅND HIGH SPEED 2-4 LINE DECODER USING GDI TECHNIQUE V.LIKHIT', SANGEETH KUMAR.B², A.SATYANARAYANA³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org. Volume: 07, Issue No: 03, July 2020. E.ISSN 2348-1269. P. ISSN 2349-5138. IJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEP¹, SANGEETH KUMAR.B² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P. ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN³, B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR 6 SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778; Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GCURUHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and	DESIGN OF LOW POWER AND HIGH SPEED 24 LINE DECODER USING GDI TECHNIQUE			
V.LIKHIT¹, SANGEETH KUMAR.B², A.SATYANARAYANA³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No. 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IIRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEP¹, SANGEETH KUMAR.B² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, B-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad	VLIKHIT', SANGEETH KUMARB², A.SATYANARAYANA³ International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No. 30, July 2020, E-ISSN 2348-1269, P. ISSN 2349-5138. IJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMARB² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright			·
International Journal of Research and Analytical Reviews (JIRAR) www.ijrat.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. JIRAR19L1759	International Journal of Research and Analytical Reviews (IJRAR) www.ijrar.org, Volume: 07, Issue No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR19L1759		,	· ·
No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEPT!, SANGEETH KUMAR.B ² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/volisisue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO ³ , B.SANGEETH KUMAR ² International Journal of Research and Analytical Reviews (IRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.jirar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA ⁴ , KVR RAJESH ² , B SANGEETH KUMAR ³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA ¹ , A.J.PRASAD ABBADASARI ² , SANGEETH KUMAR.B ³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND ² , K.GURUCHARAN ² , SANGEETH KUMAR.B ³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWE	No: 03, July 2020, E-ISSN 2348-1269, P- ISSN 2349-5138. IJRAR 19L1759 DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI¹, SANGEETH KUMAR.B² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR MNIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2: www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR S GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 : Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijmtcs.org ANANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijmtcs.org ANANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijmtcs.org ANANTH M	<u>a</u>	4	
DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI', SANGEETH KUMAR.B² International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO'. B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijintst.com/vol5issue05.thm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANAS¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS 11 DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IUVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING IP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² Internat	DESIGN OF LOW POWER & AREA EFFICIENT OF 8-BIT COMPARATOR USING GDI TECHNIQUE PYASA DILEEPI¹, SANGEETH KUMAR.B² The international Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020 (Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778; Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. ANOPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUUCHARAN², SANGEETH KUMAR.B³ International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijwdcs.org ANOPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B³ International Journal	(9)		
Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 M.NIKHILA PRIVANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER C	Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO', B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.jigar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA', S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.jigar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA', KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm MPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA', A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND', K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	21		, ,
Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 M.NIKHILA PRIVANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER C	Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO', B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.jigar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA', S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.jigar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA', KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm MPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA', A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND', K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	-07		
Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P-ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 GSHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CR	Copyright © 2020 ISSN: 2455-3778 online DOI: https://doi.org/10.46501/IJMTST060812: http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANNAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	200	5	International Journal for Modern Trends in Science and Technology (IJMTST), 6(8): 62-65, 2020
http://www.ijmtst.com/vol6issue08.htm DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778:: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	Burname			
DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO', B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF HIGH SPEED PRE-ENCODED MULTIPLIER BASED ON NR4SD ENCODING USING KSA DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR NNIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication S			
1976 100 100 100 100 100 100 100 100 100 10	DURGA NAGESWARA RAO¹, B.SANGEETH KUMAR² International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR S G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) P ATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			1 0
International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P-ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P-ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of Research and Analytical Reviews (IJRAR) © 2019 IJRAR July2018, Volume 5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778:: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL. COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-1 CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	5, Issue 3www.ijrar.com, E-ISSN 2348-1269, P- ISSN 2349-5138 HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929		6	
HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR 7 M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P-ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR	HIGH-EFFICIENT APPROXIMATE MULTIPLIER DESIGNED USING MODIFIED 16-BIT ADDER COMPRESSOR M.NIKHILA PRIYANCA¹, S.S.KIRAN², B.SANGEETH KUMAR³ International Journal of Research and Analytical Reviews (IJRAR); © 2019 IJRAR June 2019, Volume 6, Issue 2; www.ijrar.org, E-ISSN 2348-1269, P- ISSN 2349-5138 DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 10-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B³ International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061- 065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLa¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
BESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061- 065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLa¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	03		
BESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061- 065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLa¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	00	7	M.NIKHILA PRIYANCA ¹ , S.S.KIRAN ² , B.SANGEETH KUMAR ³
BESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061- 065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLa¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	9-2		
DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR 8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061- 065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DESIGN OF LOW POWER, HIGH SPEED FINE GRAIN AND COARSE GRAIN DOUBLE TAIL COMPARATOR G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLa¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	201		
8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	8 G SHARMILA¹, KVR RAJESH², B SANGEETH KUMAR³ Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778:: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			,
Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	Published in International Journal for Modern Trends in Science and Technology (IJMTST); ISSN: 2455-3778:: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASAR¹, SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
2455-3778:: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	2455-3778 :: Volume: 05, Issue No: 05, May 2019: http://www.ijmtst.com/vol5issue05.htm IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929		8	
IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	IMPLEMENTATION LOW POWER AND HIGH PERFORMANCE CARRY SELECT ADDITION USING BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
BEC (BINARY TO EXCESS-I CONVERTER) 9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	BEC (BINARY TO EXCESS-I CONVERTER) PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
9 PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	PATHI MANASA¹, A.J.PRASAD ABBADASARI², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	The International Journal of VLSI System Design and Communication Systems, in the organizing (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929		0	
(IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	(IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 110-115. AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929		9	
AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	AN OPTIMIZED AREA AND POWER MULTIPLIER ENERGY REDUCTION THROUGH BYPASSING OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	OF PARTIAL PRODUCTS DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	DASARI ANAND¹, K.GURUCHARAN², SANGEETH KUMAR.B³ The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	The International Journal of VLSI System Design and Communication Systems, in the organizing committee (IJVDCS) at Hyderabad during Jan-Dec 2018, Volume: 06, ISSN: 2322-0929, Pages: 061-065. http://www.ijvdcs.org AN OPTIMIZED POWER BIST BASED ON MASK PATTREN GENERATION USING LP-LSSR AVANTHI MALLA¹, SANGEETH KUMAR.B² International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	<u>6</u>		
International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	- 0+	10	
International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	0.7		
International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	018-19		
International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929		11	
International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	International Journal of VLSI System Design and Communication Systems (IJVDCS); Volume: 06, Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	Jan-Dec-2018, ISSN: 2322-0929, Pages: 042-048. http://www.ijvdcs.org REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS 12 YERRA KRANTHI KUMAR¹, S.SANTHOSH KIRAN², SANGEETH KUMAR.B³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	~		
REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS	REALIZATION OF PULSED LATCHES BASED SHIFT REGISTER FOR POWER CRITICAL APPLICATIONS YERRA KRANTHI KUMAR ¹ , S.SANTHOSH KIRAN ² , SANGEETH KUMAR.B ³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
APPLICATIONS	APPLICATIONS YERRA KRANTHI KUMAR ¹ , S.SANTHOSH KIRAN ² , SANGEETH KUMAR.B ³ International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			
12 YERRA KRANTHI KUMAR ¹ , S.SANTHOSH KIRAN ² , SANGEETH KUMAR.B ³	International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			APPLICATIONS
==	International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929			YERRA KRANTHI KUMAR ¹ , S.SANTHOSH KIRAN ² , SANGEETH KUMAR.B ³
International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929	Volume-06, Jan-Dec-2018, Pages: 105-109: http://www.ijvdcs.org			International Journal of VLSI Design and Communication Systems (IJVDCS); ISSN 2322-0929
Volume 06 Ian Dec 2018 Pages: 105-100: http://www.jivdes.org				Volume-06, Jan-Dec-2018, Pages:105-109; http://www.ijvdcs.org

		PAPER PUBLICATIONS AND JOURNALS
		A NOVEL APPROACH FOR LOW-POWER SEQUENTIAL CIRCUITS USING RECONFIGURABLE
		PULSED LATCHES.
	13	SATYANARAYANA.A ¹ , SANGEETH KUMAR.B ² , PALLA KARTHIK KUMAR ³
		International Journal of Research (IJR), e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 16
		June 2018; https://edupediapublications.org/journals/index.php/IJR
		AN EFFICIENT DESIGN OF ENCRYPTION ENCODER FOR WIRELESS SENSOR NODES.
	14	BYLAPUDI SIRISHA ¹ , K.INDUMATHI ² , SANGEETH KUMAR.B ²
	•	International Journal of Applied Sciences, Engineering and Management (IJAEM) ISSN 2320-3439,
		Vol. 07, No.03, May 2018, pp. 123-125; IJAEM 070322 Copyright @ 2018 SRC. www.ijaem.net
2018-19 (04+05)		EFFICIENT DESIGN OF SINGLE ERROR CORRECTION CODES USING FPGA FAST DECODING
4		METHOD.
	15	PATNANA SATISH KUMAR ¹ , S.S.KIRAN ² , SANGEETH KUMAR.B ³
-15		International Journal of Applied Sciences, Engineering and Management ISSN 2320 – 3439, Vol. 07,
18		No. 03, May 2018, pp. 60-64; IJAEM 070311 Copyright @ 2018 SRC. http://www.ijaem.net
70		EMBEDDED SURVEILLANCE SYSTEM WITH AUTO IMAGE CAPTURING AND SENDING IMAGE
		THROUGH IOT.
	16	B.DURGA MAHESH ¹ , SANGEETH KUMAR.B ² , K.V.R.RAJESH ³
		The International Journal for modern trends in Science and Technology, in the organizing committee
		of the IJMTST at Hyderabad during ISSN: 2455-3778 : Volume: 04, Issue No: 03, March 2018;
		http://www.ijmtst.com/vol4issue3.html
	17	SIMULATION OF A SECOND ORDER FRACTAL ANTENNA WITH L-SLOTS FOR MULTIBAND
		CHARACTERISTIC'S. G.RAMALAKSHMI ¹ , B.SANGEETH KUMAR ²
		Published in Trends in Microwave Engineering and technology, Volume-3, Issue-3, and Year 2018.
		Page 9-18 © MANTECH PUBLICATIONS 2018. https://mantechpublications.com DESIGN AND IMPLEMENTATION OF 32-BIT ALU BY USING QCA TECHNIQUE
		G.NAIDU ¹ , S.ARUNA KUMARI ² , SANGEETH KUMAR.B ³
	18	International Journal for Modern Trends in Science and Technology (IJMTST) Volume: 03, Issue
		No: 06, June 2017 ISSN: 2455-3778 http://www.ijmtst.com
		A BIT-LEVEL OPTIMIZATION OF ADDER- TREES FOR MULTIPLE CONSTANT
(03)		MULTIPLICATIONS FOR EFFICIENT FIR FILTER IMPLEMENTATION BASED ALU FUNCTIONS
		KONDURU VENKATA PADMASREE SHIRISHA¹, SANGEETH KUMAR.B²
2017-18	19	The International Journal of VLSI System Design and Communication System Design, in the
17		organizing committee of the IJVDCS at Hyderabad during August 2017. ISSN 2322-0929 Vol.05,
7		Issue.08, August-2017, Pages:0820-0825; www.ijvdcs.org
		POLLUTION MONITORING SYSTEM USING WIRELESS SENSOR NETWORK IN VSP.
		P.VIJNATHA RAJU ¹ , R.V.R.S.ARAVIND ² , B SANGEETH KUMAR ³
	20	Paper Published in the International Journal of Engineering Trends and Technology (IJETT) -
		Volume4-Issue4- April 2013- ISSN: 2231-5381 http://www.ijettjournal.org
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

	SOME EXTRA CURRICULAR ACTIVITIES	
1	Participated in the 4-days Online Course on Examination Reforms conducted during 29 th April to 2 nd	
1	May 2020 organized by AICTE. Certificate No. AICTE/OCER/101440	
	Attended the AICTE Sponsored one week online STTP on Recent Advancements in IoT for Health Care	
2	Application, Mount Zion College of Engineering and Technology, Accredited by B++, Tamilnadu	
4	during 13.07.2020 to 18.07.2020, ECE Department associated with IQAC.	
	Attended the Online FDP on Ad hoc and Wireless Sensor Networks, Sai Ram Institute of Technology,	
3	Affiliated to Anna University, Autonomous, NACC A+, West Tambaram, Chennai during 22.06.2020	
	to 27.06.2020, conducted by ECE Department associated with IQAC	
	Attended the Online AICTE Sponsored one week online STTP on Antenna Design and Analysis using	
4	Mathematical Solvers, During 27.07.20 to 01.08.2020, Aditya Institute of Technology and	
	Management, An Autonomous Institution, Accredited by NBA, NAAC A+, Srikakulam, ECE Dept.	
	Attended the A Three day Online FDP on Internet of Things (IoT), Lendi Institute of Engineering and	
5	Technology, An Autonomous Institution, Accredited by NBA & NACC with A Grade, during	
	27.05.2020 to 29.05.2020, ECE Department.	

	SOME EXTRA CURRICULAR ACTIVITIES
	Attended, A Five day International FDP on Advancement in Communication Engineering Technologies
6	with Simulation Tools, Vishnu Institute of Technology, Bheemavaram during 01.07.2020 to
	05.07.2020, conducted by Department of ECE
_	Attended, A Two day International FDP on World of Cyber Physical Systems and Future Robotics of
7	Industry: Cobotics, RC Patel Institute of Technology, Shirpur during 11.07.2020 to 12.07.2020 by Dr.
	Anand Nayyar, Resource Person Research Engineer. Conducted by ECE Department
	Attended, A Five day FDP on Advances in 5G-Wireless Communications with Hands on Experiences,
8	Lendi Institute of Engineering and Technology, An Autonomous Institution, Accredited by NBA &
	NACC with A Grade, during 16.06.2020 to 20.06.2020 conducted by ECE Department
9	Attended, A Three day national level FDP on Machine learning with Deployment , Siddhartha Institute of Engineering and Technology, NBA Accredited, Hyderabad, Telengana State during 03.07.2020 to
,	05.07.2020 conducted by Department of ECE.
	Attended, A Two week FDP on Easy way of writing the Survey paper, Nadimpalli Satyanarayana Raju
10	Institute of Technology, Accredited by Naac with A grade college during 08.06.2020 to 19.06.2020
10	conducted by Department of ECE.
	Attended, A International Webinar on Internet of Vehicles by Dr. Anand Nayyar, Faculty & Research
11	Scientist, Mahatma Gandhi Mission's College of Engineering, Nanded, on 28.06.2020 by ECE Dept.
	Attended, A one week AICTE sponsored Online STTP on Machine Learning and its Applications
12	(Phase-1), Lendi Institute of Engineering and Technology, An Autonomous Institution, Accredited by
	NBA & NACC with A Grade, during 02.11.2020 to 07.11.2020, ECE Department.
13	Attended, A National Level Online 3-day FDP on Research Topics in VLSI and Industry Trends
13	(RETOVLSI), GMR Institute of Technology, Rajam during 29.05.2020 to 31.05.2020 ECE Dept.
14	Attended, A International Online 3-day FDP on AI and IoT for Medical Applications, GMR Institute of
	Technology, Rajam during 01.06.2020 to 03.06.2020 conducted by Department of ECE.
15	Attended, A International Online FDP on Technologies for Health Care, GMR Institute of Technology,
	Rajam during 08.06.2020 to 10.06.2020 conducted by Department of ECE.
16	Attended, A International one week FDP on Technologies with Social Relevance, GMR Institute of
	Technology, Rajam during 27.07.2020 to 01.08.2020 conducted by Department of ECE. Attended, A International one week FDP on Recent Advances in Bio-medical Applications and
17	Communication Network, GMR Institute of Technology, Rajam during 13.07.2020 to 18.07.2020 by
1,	ECE Dept.
	Attended, A Two day Webinar on Tips to formulate Research Project Proposals and write Technical
18	Papers, GMR Institute of Technology, Rajam during 21.06.2020 to 22.06.2020 conducted by
	Department of ECE.
	Attended the Faculty Development Program (Work Shop) on Embedded System Programming
19	sponsored by AICTE conducted by IGIAT (Indo German Institute of Advanced Technology),
	Industrial Estate, Visakhapatnam – 530 007-28 th November'2019 to 02 nd December'2019.
•	Attended, the Faculty Orientation Program conducted by JNTUK Centre of Excellence for e-
20	Resource Development & Deployment (CoEeRD) and Globarena Technologies Pvt. Ltd held at
	SITAM, Visakhapatnam on 25 th August'2016. Attended the 5 day National Level online FDP on PCB Designing, Conducted by Vidya Vikas
21	Institute of Engineering and Technology, Mysore, Karnataka during 29.06.2020 to 03.07.2020 by ECE
21	Department is association with Sienna ECAD Technologies and ESSCI
	Attended the Webinar on Launching a Nano Satellite Conducted by GMR Institute of Technology,
22	Rajam on 18.06.2020, Department of ECE
	Attended the National Level 10 days FDP on Nano Science and Technology(Energy, Environment
23	and Health Care) conducted by Sathyabama Institute of Science & Technology from 29.06.2020 to
	07.07.2020, Department of ECE and associated with IIIT, Design and Manufacturing, Kancheepuram
24	Attended the A National Level 3-day Online FD on Digital Image processing and Its Applications, Sai
	Spurthi Institute of Technology. Approved by AICTE, Affiliated to JNTUH, on 11.07.2020,
	Department of ECE and associated with Kits Cart Projects India Pvt. Limtd
25	Attended the A National Level Webinar on Latest Trends in Cyber security, Swarnandhra Institute of
23	Engineering and Technology, NACC Accredited, Narsapur. On 13.07.2020, Department of CSE

	SOME EXTRA CURRICULAR ACTIVITIES
26	Attended the Two Weeks Work Shop at SVP Engineering College, on Analog Electronics sponsored by MHR Department, Live from IIT Kharagpur4 th to 14 th June'2015.
27	Attended the Two Weeks Work Shop at SVP Engineering College, on Signals and Systems sponsored by MHR Department, Live from IIT Kharagpur-2 nd to 12 th January'2014.
28	Attended the Two Weeks Work Shop at SVP Engineering College, on Control Systems sponsored by MHR Department, Live from IIT Kharagpur-2 nd to 12 th December'2015
29	Participated in One Day Work Shop at Dasapalla Hotels, on RF and Microwave sponsored by Keysight Technologies and Synergy Measurement Technologies India Pvt. Ltd. Held on 26 th of October, 2018.
30	Participated in Two Day National Work Shop at SVP Engineering College, on Mentor Graphics and Xilinx , organized jointly by Department of ECE of SVP & SITAM, sponsored by Corel Technologies Held on 28 th & 29 th of January, 2017.
31	Participated in One day Faculty Development Session (Work Shop) on Evolution of Engineering Education with Generations of Networks by Dr. Prasad Gudem, Vice-President, RFIC Qualcomm Technologies on Friday, 30 th December 2016 at Sanketika Institute of Technology and Management.

31	Technologies on Friday, 30 th December'2016 at Sanketika Institute of Technology and Management.			
	ADDITIONAL SUPPORT			
I hav	re taken the responsibility of HOD from 25.08.2013 to till now. During this period the following are the			
main	Activities & Responsibilities are supervised by me in the Department and College Level.			
	Creates the Good Working Environment in the Department, which has helped some of the faculty in re-			
1	fining their Teaching abilities and attitude also. And maintained a Good repo of relation between all the			
	faculty members of our Department.			
	As a HoD I am Monitoring the following works which is allotted for Department as a Respective			
2	Person. AICTE WORKS, JNTUK INSPECTION WORKS (FFC), UGC, NIRF Works, TASK FORCE			
3	WORKS, AISHE ON-LINE DATA ENTRY WORKS, AFRC WORKS etc.,			
3	Apart from the B.Tech Curriculum, I have conducted M.Tech Projects and reviews /seminars for			
	M.Tech (VLSI & ES) students and submitt the PRC reports to JNTUK, Kakinada & JNTUGV			
4	Conduct a Department Staff Meetings regularly and collect all the reports of the previous week from the respective coordinators, such as report of Syllabus Coverage as per the Lecture Schedules, Weekly			
4	Attendance Report.			
	My contribution towards the college as a In-Charge Principal Duration (30.03.2021 to 12.09.2021)			
	As per JNUK rules, Principal is a Chief Controller of Examinations, I smoothly conducted following			
	JNUK External Examinations with the help of Our Management and our Beloved Staff (Teaching &			
	Non-Teaching)			
	JNUK External B.Tech Examinations-August'21			
	IV-II (R16 R & S) III-II (R16 R & S) II-II (R16 R & S) M.Tech III Semester R19 Regular			
5	IV-I (R16 S)			
	B.Tech External Lab & Internal Lab Examinations-August'21			
	IV-I (R16 S) III-II (R16 R & S) III-I (R16 S) III-II (R19 R & S) IV-II (R16 R & S) Projects			
	II-II (R19 R) II-I (R19 R & S) IV-II (R16 R & S) Projects Cleared all the expenditure bills are exactly and properly Maintained and which relates to JNTUK			
	examinations as per schedule.			
	With the help of Our Management and our Beloved Staff (Teaching & Non-Teaching) I smoothl			
6	conducted prestigious NEET (UG)-2021 as a Center Chief Superintendent on12.09.2021 & Conducted			
UPSC (NDA & NA) Examinations (05) as a Center Chief Superintendent in 2021-'22.				

SUBJECTS TAUGHT		
1. ELECTRONIC DEVICES AND CIRCUITS	8. ELECTRONIC MEASUREMENTS & INSTRUMENTATION	
2. ELECTRONIC CIRCUIT ANALYSIS	9. MICROPROCESSORS & MICROCONTROLLERS	
3. PULSE AND DIGITAL CIRCUITS	10. TELECOMMUNICATIONS SYSTEMS & SWITCHING	
4. LINEAR IC APPLICATIONS	11. BASIC ELECTRICALS & ELECTRONICS ENGG	
5. LINEAR & DIGITAL IC APPLICATIONS	12. SIGNALS AND SYSTEMS	
6. EMBEDDED SYSTEMS	13.TELEVISION ENGINEERING	
7. SWITCHING THEORY & LOGIC DESIGN	14. OPTICAL FIBRE COMMUNICATION	

M E M B E R S H I P S	
1	International Society for Research and Development (ISRD) Lifetime Membership Id No: M4150903245
2	The Society of Digital Information and Wireless Communications (SDIWC) ID: 28073

	STRENGTHS & ACCOMPLISHMENTS
1	Resourceful, Enthusiastic & Creative in Problem Solving
2	Readiness to face Challenge & Very good time management skill
3	Demonstrated ability to meet dead lines and Objectives
4	Excellent Organizational and communication talents and belief in teamwork
5	Good Learning skills and easily adaptable to environment
6	Dedicated and Hardworking nature, Quick learner with good grasping ability
7	Good Internal & Demonstrated ability to meet dead lines and Objectives and Self-Confident
8	Excellent Organizational and communication talents and belief in teamwork
9	Enjoy Challenges and Quickly adapt to New Environment.
10	Innovating Approach to deal with challenges.
11	Self-starter with a can do attitude.

PERSONAL PROFILE		
1	Name	SANGEETH KUMAR. BADUGU
2	Father's Name	LATE NAGABHUSHANAM. BADUGU
3	Date of Birth	1st, August, 1978.
4	Marital Status	Married, Children (02)
5	Gender, Complexion	Male, Fair
6	Nationality / Religion	Indian / Christian
7	Hobbies	Paintings, Making Decorations & Singing
8	Habits	Paper Reading, Listening Music
9	Language Known	Telugu, English & Hindi
10	Passport Details	No.B2380022
11	PAN / AADHAR Number	ARSPB1443R / 3412 0191 9929

INNOVATIONS MADE IN THE PREPARATION OF COURSES

- 1. By Using Globarena / Learningware Software @ Digital Teaching and Using NPTEL Videos
- 2. While Teaching Real Time Applications are to be introduced that's comes under Practical Orientation.
- 3. In the Class Room, Whenever the class is over the discussion of the subject & doubts of the students will be cleared.
- 5. Sometimes before I gave some special topics which is relates to Subjective to Students to speaking out in the class rooms
- 6. I Have to Conduct Assignments and Class Tests after completing the Every Unit of my Syllabus.
- 7. Concept and diagrammatic oriented teaching to students.

DECLARATION

I request your good self to consider my application favorably and give me an opportunity to serve under your kind control. I assure your good self that I would strive hard to bring credit to your esteemed organization. I very much appreciate your time and consideration, and I hope to hear from your team in the near future, with best regards. Certified that the information furnished above is true and correct to the best of my knowledge and belief.

Thanking You Sir, Yours Truly,

(SANGEETH KUMAR BADUGU)

Date: 30.08.2024 Place: Visakhapatnam